wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Comment cleanup

Browse Source
This commit is contained in:
abejgonzalez
2020-09-07 15:30:21 -07:00
parent c49eef3224
commit 2580073d75
1 changed files with 11 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
fpga/src/main/scala/arty/e300/IOBinders.scala
View File

@@ -33,10 +33,15 @@ class WithE300Connections extends OverrideIOBinder({
with HasPeripherySPIFlashModuleImp with HasPeripherySPIFlashModuleImp
with HasPeripheryMockAONModuleImp with HasPeripheryMockAONModuleImp
with HasPeripheryI2CModuleImp) => { with HasPeripheryI2CModuleImp) => {
// match the E300 connections using a "Chipyard"-like structure
implicit val p: Parameters = GetSystemParameters(system) implicit val p: Parameters = GetSystemParameters(system)
//-----------------------------------------------------------------------
//-----------------------------------------------------------------------
// E300DigitalTop <-> ChipTop connections
//-----------------------------------------------------------------------
//-----------------------------------------------------------------------
object PinGen { object PinGen {
def apply(): BasePin = { def apply(): BasePin = {
val pin = new BasePin() val pin = new BasePin()
@@ -51,8 +56,6 @@ class WithE300Connections extends OverrideIOBinder({
val io_jtag_reset = IO(Input(Bool())).suggestName("jtag_reset") val io_jtag_reset = IO(Input(Bool())).suggestName("jtag_reset")
val io_ndreset = IO(Output(Bool())).suggestName("ndreset") val io_ndreset = IO(Output(Bool())).suggestName("ndreset")
// TODO: Fix
// add iocells (or none)
// This needs to be de-asserted synchronously to the coreClk. // This needs to be de-asserted synchronously to the coreClk.
val async_corerst = system.aon.rsts.corerst val async_corerst = system.aon.rsts.corerst
// Add in debug-controlled reset. // Add in debug-controlled reset.
@@ -175,6 +178,11 @@ class WithE300Connections extends OverrideIOBinder({
// and thus there is no .fromPort method. // and thus there is no .fromPort method.
io_aon <> system.aon.pins io_aon <> system.aon.pins
//-----------------------------------------------------------------------
//-----------------------------------------------------------------------
// Harness Function (ArtyHarness <-> ChipTop)
//-----------------------------------------------------------------------
//-----------------------------------------------------------------------
val harnessFn = (baseTh: HasHarnessSignalReferences) => { val harnessFn = (baseTh: HasHarnessSignalReferences) => {
baseTh match { case th: ArtyShell => baseTh match { case th: ArtyShell =>