wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix repl-seq-mem

Browse Source
This commit is contained in:
Paul Rigge
2019-02-06 20:28:53 -08:00
committed by John Wright
parent 7bbf7f00f6
commit 22e6d9c5d4
1 changed files with 0 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
tapeout/src/main/scala/transforms/Generate.scala
View File

@@ -131,7 +131,6 @@ sealed trait GenerateTopAndHarnessApp extends LazyLogging { this: App =>
val post = if (top) { Seq( val post = if (top) { Seq(
new RemoveUnusedModules, new RemoveUnusedModules,
new passes.memlib.InferReadWrite(), new passes.memlib.InferReadWrite(),
new passes.memlib.ReplSeqMem(),
new passes.clocklist.ClockListTransform() new passes.clocklist.ClockListTransform()
) } else Seq() ) } else Seq()