wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Remove bringup vcu118

Browse Source
This commit is contained in:
Jerry Zhao
2024-01-26 18:39:58 -08:00
parent 66deeee9a7
commit 205a1f2029
9 changed files with 14 additions and 549 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
fpga/src/main/scala/arty100t/Configs.scala
View File

@@ -58,5 +58,5 @@ class NoCoresArty100TConfig extends Config(
class BringupArty100TConfig extends Config(
new WithArty100TSerialTLToGPIO ++
new WithArty100TTweaks(freqMHz = 50) ++
new testchipip.serdes.WithSerialTLPHYParams(testchipip.serdes.InternalSyncSerialParams(freqMHz=50)) ++
new testchipip.serdes.WithSerialTLPHYParams(testchipip.serdes.InternalSyncSerialPhyParams(freqMHz=50)) ++
new chipyard.ChipBringupHostConfig)