wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Add timeunit to ClockSourceAtFreqMHz

Browse Source
This commit is contained in:
Jerry Zhao
2023-05-10 21:30:59 -07:00
parent bcd273986f
commit 1916d3e4fc
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/chipyard/src/main/scala/harness/HarnessClocks.scala
View File

@@ -48,7 +48,7 @@ class ClockSourceAtFreqMHz(val freqMHz: Double) extends BlackBox(Map(
| input power, | input power,
| input gate, | input gate,
| output clk); | output clk);
| | timeunit 1ns/1ps;
| reg clk_i = 1'b0; | reg clk_i = 1'b0;
| always #(PERIOD/2.0) clk_i = ~clk_i & (power & ~gate); | always #(PERIOD/2.0) clk_i = ~clk_i & (power & ~gate);
| assign clk = clk_i; | assign clk = clk_i;