wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

fix README

Browse Source
This commit is contained in:
Howard Mao
2017-08-22 16:09:31 +00:00
parent 758e09037a
commit 171abb54e7
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
README.md
View File

@@ -65,8 +65,8 @@ serial line. But testchipip also provides a simulated block device that can
be used for non-volatile storage. You can build a simulator including the be used for non-volatile storage. You can build a simulator including the
block device using the blkdev package. block device using the blkdev package.
make PROJECT=blkdev CONFIG=BlockDeviceConfig make CONFIG=SimBlockDeviceConfig
./simulator-blkdev-BlockDeviceConfig +blkdev=block-device.img ... ./simulator-example-SimBlockDeviceConfig +blkdev=block-device.img ...
By passing the +blkdev argument on the simulator command line, you can allow By passing the +blkdev argument on the simulator command line, you can allow
the RTL simulation to read and write from a file. Take a look at tests/blkdev.c the RTL simulation to read and write from a file. Take a look at tests/blkdev.c
@@ -273,8 +273,8 @@ Compiling this program with make produces a `pwm.riscv` executable.
Now with all of that done, we can go ahead and run our simulation. Now with all of that done, we can go ahead and run our simulation.
cd verisim cd verisim
make PROJECT=pwm CONFIG=PWMConfig make CONFIG=PWMConfig
./simulator-pwm-PWMConfig ../tests/pwm.riscv ./simulator-example-PWMConfig ../tests/pwm.riscv
## Adding a DMA port ## Adding a DMA port