wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Rename offchipbus manager to client

Browse Source
This commit is contained in:
Jerry Zhao
2023-05-26 09:33:35 -07:00
parent bd49068eba
commit 17135368a6
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/chipyard/src/main/scala/config/ChipConfigs.scala
View File

@@ -65,7 +65,7 @@ class ChipBringupHostConfig extends Config(
//============================ //============================
// Setup bus topology on the bringup system // Setup bus topology on the bringup system
//============================ //============================
new testchipip.WithOffchipBusManager(SBUS, // offchip bus hans off the SBUS new testchipip.WithOffchipBusClient(SBUS, // offchip bus hans off the SBUS
blockRange = AddressSet.misaligned(0x80000000L, (BigInt(1) << 30) * 4)) ++ // offchip bus should not see the main memory of the testchip, since that can be accesses directly through this system blockRange = AddressSet.misaligned(0x80000000L, (BigInt(1) << 30) * 4)) ++ // offchip bus should not see the main memory of the testchip, since that can be accesses directly through this system
new testchipip.WithOffchipBus ++ // offchip bus new testchipip.WithOffchipBus ++ // offchip bus

2
generators/chipyard/src/main/scala/config/PeripheralDeviceConfigs.scala
View File

@@ -66,7 +66,7 @@ class dmiRocketConfig extends Config(
class ManyPeripheralsRocketConfig extends Config( class ManyPeripheralsRocketConfig extends Config(
new testchipip.WithBlockDevice ++ // add block-device module to peripherybus new testchipip.WithBlockDevice ++ // add block-device module to peripherybus
new testchipip.WithOffchipBusManager(MBUS) ++ new testchipip.WithOffchipBusClient(MBUS) ++
new testchipip.WithOffchipBus ++ new testchipip.WithOffchipBus ++
new testchipip.WithSerialTLMem(isMainMemory=true) ++ // set lbwif memory base to DRAM_BASE, use as main memory new testchipip.WithSerialTLMem(isMainMemory=true) ++ // set lbwif memory base to DRAM_BASE, use as main memory
new chipyard.harness.WithSimSPIFlashModel(true) ++ // add the SPI flash model in the harness (read-only) new chipyard.harness.WithSimSPIFlashModel(true) ++ // add the SPI flash model in the harness (read-only)