wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Remove useless GenerateModelStageMain

Browse Source
This commit is contained in:
Jerry Zhao
2024-04-22 20:10:53 -07:00
parent fafc71e63f
commit 105fd7fd23
2 changed files with 2 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
variables.mk
View File

@@ -176,11 +176,6 @@ CHISEL_LOG_FILE ?= $(build_dir)/$(long_name).chisel.log
MFC_EXTRA_ANNO_FILE ?= $(build_dir)/$(long_name).extrafirtool.anno.json
FINAL_ANNO_FILE ?= $(build_dir)/$(long_name).appended.anno.json
# scala firrtl compiler (sfc) outputs
SFC_FIRRTL_BASENAME ?= $(build_dir)/$(long_name).sfc
SFC_FIRRTL_FILE ?= $(SFC_FIRRTL_BASENAME).fir
SFC_ANNO_FILE ?= $(build_dir)/$(long_name).sfc.anno.json
# firtool compiler outputs
MFC_TOP_HRCHY_JSON ?= $(build_dir)/top_module_hierarchy.json
MFC_MODEL_HRCHY_JSON ?= $(build_dir)/model_module_hierarchy.json