wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Filter out cc files and SimDRAM.v from hammer syn inputs

Browse Source 
This should probably be handled in a more generic way.
I'm not sure why the SimDRAM stuff is showing up anywhere
but the harness file includes
This commit is contained in:
Colin Schmidt
2020-05-23 23:27:01 -07:00
parent 400b4e0c58
commit 0b1707c117
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
vlsi/Makefile
View File

@@ -190,7 +190,7 @@ $(SYN_CONF): $(VLSI_RTL) $(VLSI_BB)
echo "synthesis.inputs:" >> $@ echo "synthesis.inputs:" >> $@
echo " top_module: $(VLSI_TOP)" >> $@ echo " top_module: $(VLSI_TOP)" >> $@
echo " input_files:" >> $@ echo " input_files:" >> $@
for x in $(VLSI_RTL) `cat $(VLSI_BB)`; do \ for x in $(VLSI_RTL) $(filter-out %SimDRAM.v,$(filter-out %.cc,$(shell cat $(VLSI_BB)))); do \
echo ' - "'$$x'"' >> $@; \ echo ' - "'$$x'"' >> $@; \
done done