// Verilator scenario checklist:
// 1. Instruction fetch with pc[1:0] != 0 raises instruction address misaligned.
// 2. Load/store addresses not aligned to access size raise load/store address misaligned.