First Commit
This commit is contained in:
10
externals/libyuv/unit_test/testdata/mips_loongson3.txt
vendored
Normal file
10
externals/libyuv/unit_test/testdata/mips_loongson3.txt
vendored
Normal file
@@ -0,0 +1,10 @@
|
||||
system type : generic-loongson-machine
|
||||
machine : Unknown
|
||||
processor : 0
|
||||
cpu model : ICT Loongson-3 V0.9 FPU V0.1
|
||||
model name : ICT Loongson-3A R3 (Loongson-3A3000) @ 1500MHz
|
||||
BogoMIPS : 2990.15
|
||||
|
||||
isa : mips1 mips2 mips3 mips4 mips5 mips32r1 mips32r2 mips64r1 mips64r2
|
||||
ASEs implemented : dsp dsp2 vz
|
||||
shadow register sets : 1
|
||||
Reference in New Issue
Block a user