|
|
6f943b395f
|
add algebraic IR simplification
|
2026-06-30 00:31:17 +08:00 |
|
|
|
108f3d9e4b
|
strength reduce power-of-two GEP offsets
|
2026-06-30 00:25:29 +08:00 |
|
|
|
d1edad08e6
|
Lab6: fix operator precedence and resolve 64-bit pointer propagation in AArch64 lowering
|
2026-06-29 22:29:21 +08:00 |
|
|
|
6f48016c10
|
Lab6: Implement DominatorTree-based natural loop discovery and loop-invariant code motion hoisting pass
|
2026-06-01 15:45:10 +08:00 |
|
|
|
4475e91bd8
|
Lab5: Implement register-aliasing-aware peephole optimization pass for redundant stack instruction elimination
|
2026-05-18 14:30:22 +08:00 |
|
|
|
8f7e0ac5b4
|
Lab4: Implement basic scalar optimizations and lower Phi nodes to assembly
|
2026-05-05 10:20:15 +08:00 |
|
|
|
0b0bc04be3
|
feat: complete Lab3 instruction selection and assembly generation
|
2026-04-25 14:30:22 +08:00 |
|
|
|
979d271ebe
|
Complete Lab2 IR generation and document process
|
2026-04-16 00:21:35 +08:00 |
|
jing
|
dfa71bc0d7
|
refactor(irgen): 规范采用visitor生成
|
2026-03-18 02:07:34 +08:00 |
|
jing
|
7d4d60c546
|
refactor(ir): ir改为更标准的实现
|
2026-03-18 01:53:54 +08:00 |
|
jing
|
f19d23c656
|
refactor(irgen): 完善irgen代码和文档，提升扩展兼容性
|
2026-03-17 19:14:27 +08:00 |
|
Lane0218
|
b1155d8fa9
|
refactor(dev): 统一 IR/MIR 接口命名风格
|
2026-03-12 15:17:02 +08:00 |
|
jing
|
d0a4c7d6d2
|
refactor(dev): 移动头文件位置
|
2026-03-12 10:34:02 +08:00 |
|
Lane0218
|
b939fc40ee
|
feat(mir): 增加 Lab3 AArch64 MVP 后端与 --emit-asm 支持
|
2026-03-07 22:41:53 +08:00 |
|
